ISSCC 2010 / SESSION 2 / mm - WAVE BEAMFORMING & RF BUILDING BLOCKS / 2 . 6 2 . 6 3 . 3 GHz DCO with a Frequency Resolution of 150 Hz for All - Digital PLL
نویسندگان
چکیده
In all-digital phase-locked loops (ADPLLs), the quantization noise introduced by the frequency discretization in the digitally controlled oscillator (DCO) can affect the performance in terms of out-of-band phase noise. In particular, the additional quantization noise has to be kept significantly lower than the intrinsic oscillator phase-noise, mandating a very fine frequency resolution (e.g. less than one kHz in GSM) [1]. Typically, in LC oscillators, the digital tuning is realized using two (or more) capacitor banks for coarse and fine tuning. The first bank is used to compensate process and temperature variation and to select the channel while the second is required for the DCO modulation inside the PLL. Since the coarse tuning range can be several hundred MHz (e.g. 800MHz in GSM [1]), a frequency resolution in the range of kHz can result in unitary elements for the capacitor banks of the order of atto-Farads. Although such values can be achieved by means of capacitive divider networks [2], the sensitivity to mismatches and parasitics of these solutions limit the robustness of the design. Staszewski et al. solved this problem by introducing a dithering of the 3 less significant bits of the DCO frequency control word [1]. This approach reduces considerably the equivalent DCO frequency resolution (from 12kHz to 30Hz) but, as occurs in any ΔΣ data converter, the quantization noise is moved to higher frequencies where generally the phase-noise specifications are more challenging. Due to this problem, the frequency of dithering must be significantly increased (225MHz) to satisfy the emission mask requirements far away from the carrier [1].
منابع مشابه
Isscc 2010 / Session 2 / Mm-wave Beamforming & Rf Building Blocks / 2.8 2.8 a 9.2µa Gen 2 Compatible Uhf Rfid Sensing Tag with -12dbm Sensitivity and 1.25µv Rms Input- Referred Noise Floor
Passive RFID technology enables battery-free wearable and implantable sensors with an unlimited lifespan, small size, and sub-gram weight. These properties facilitate advanced biomedical research (such as untethered monitoring of freely-behaving insects and small animals) and unobtrusive human health monitoring. Passive sensor tags reported to date have employed simple ring oscillator temperatu...
متن کاملISSCC 2008 / SESSION 9 / mm - Wave & PHASED ARRAYS / 9 . 6 9 . 6 A 60 GHz CMOS Receiver Using a 30 GHz
Recent work on receivers for the 60GHz band has considered various frequency plans to ease the design of the building blocks, particularly the local oscillator (LO) and the frequency dividers [1-3]. A natural choice of the LO frequency in a heterodyne system is half of the input frequency as it places the image in the vicinity of zero while greatly simplifying the design and distribution of the...
متن کامل25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture
This paper presents an all-digital phase-locked loop (PLL) using a voltage-domain digitization realized by an analog-to-digital converter (ADC). It consists of an 18b Class-C digitally-controlled oscillator (DCO), 4b comparator, digital loop filter (DLF), and frequency-locked loop (FLL). Implemented in 65nm CMOS technology, the proposed PLL reaches an in-band phase noise of -112dBc/Hz and an RM...
متن کاملA High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-Digital PLL Systems
In this paper, a new high dynamic range DigitallyControlled Oscillator (DCO) for All-DPLL systems is proposed. The proposed DCO is based on using a ΔΣ modulator as a Digital-to-Analog converter. Using ΔΣ DAC can provide a very high resolution (18-bit) control on the DCO. The ΔΣ DAC output is a 2-level pulse signal that needs to be filtered for cancelling the out of band shaped noise. The used Δ...
متن کاملA Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation
A 3.6-GHz digital fractional-N frequency synthesizer achieving low noise and 500-kHz bandwidth is presented. This architecture uses a gated-ring-oscillator time-to-digital converter (TDC) with 6-ps raw resolution and first-order shaping of its quantization noise along with digital quantization noise cancellation to achieve integrated phase noise of less than 300 fs (1 kHz to 40 MHz). The synthe...
متن کامل